

(3 Hours)

**Total Marks: 80****N.B.: (1) Question No. 1 is compulsory.****(2) Solve any three from remaining five questions.**

- Q1.** a) Compare FPGA and CPLD 04  
 b) Draw carry circuit for 3-bit CLA adder using MOS 04  
 c) Draw layout for inverter using lambda rules 04  
 d) Draw D flip flop and write HDL program for it 04  
 e) Explain clock distribution scheme 04
- Q2.** a) Implement full adder circuit using CMOS 05  
 b) Design circuit for 4-bit Carry skip adder 05  
 c) Implement  $Y = \overline{AB} \cdot (\overline{C} + DE)$  using following design styles 10  
     1) Static CMOS 2) Dynamic CMOS 3) Clocked MOS(C2MOS) 4)Pseudo NMOS
- Q3.** a) Draw 4-BIT ripple carry adder using Full adder and Write program for it using HDL 10  
 b) Design Sum of absolute differences using RTL design technique. Draw HLSM, Datapath , Interface and Controller FSM 10
- Q4.** a) Explain SRAM and its operation with proper diagram 10  
 b) Draw 4x4 bit NOR based ROM array to store the following data in respective memory locations 10
- | Memory Address | Data |
|----------------|------|
| 1000           | 0111 |
| 0100           | 0101 |
| 0010           | 0110 |
| 0001           | 1001 |
- Q5.** a) Design RTL for Serial FIR filter. Draw HLSM, Datapath and FSM 10  
 b) Implement clocked J-K latch using CMOS and draw layout for it using Lambda design rules 10
- Q6.** Write short notes 05  
 (a) ESD Protection 05  
 (b) Clock Generation 05  
 (c) Interconnect delay model 05  
 (d) Flash Memory 05

\*\*\*\*\*